

**Integrated chip package structure using silicon substrate and method of  
manufacturing the same**

Appl. No. : 10/755,042 Confirmation No. 8665  
Applicant : Jin-Yuan Lee,  
                  Mou-Shiung Lin,  
                  Ching-Cheng Huang  
Filed : January 9, 2004  
TC/A.U. : 2815  
Examiner : Jackson JR, Jerome  
Docket No. : MEGP0004USA1  
Customer No. : 27765

Commissioner for Patents

P.O. Box 1450

Alexandria VA 22313-1450

**RESPONSE TO NON-FINAL OFFICE ACTION**

5 Sir:

In response to the Non-Final Office Action mailed June 17, 2008, please amend the above-identified application and consider the remarks as follows:

**Amendments to the Claims** are reflected in the listing of claims which begins on page 2 of this paper.

10 **Remarks/Arguments** begin on page 11 of this paper.